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Qucs: Current and planned circuit simulation and device modelling
developments; a review
Qucs-0.0.19 and Qucs-0.0.19-S-RC4:
1. Background and release details
2. Review of changes and improvements
Qucs Verilog-A modelling: current position and the way forward with AMS and
compact semiconductor device models?
1. Background - free non-GPL model licences?
2. New release of ADMS under GPL 3
3. Possible solution to compact device modelling problems
Qucs development after release 0.0.19: the way forward to Qucs-0.0.20; more
improvements and merging of Qucs and Qucs-S branches
1. Qucs-0.0.19: work in progress
2. Qucs-0.0.19-S: work in progress
3. Structure after merging Qucs-0.0.19 and Qucs-0.0.19-S ? - (Wish list)
4. Integrated compact modelling capabilities
Summary
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Qucs-0.0.19: background, features and release details
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Qucs-0.0.19-S: background, features and release details
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Qucs-0.0.19-S additional SPICE and XSPICE component, control and
simulation icons
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Qucs-0.0.19-S XSPICE standard models: (1) S domain transfer function
block
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Qucs-0.0.19-S XSPICE standard models: (2) non-linear transformer and
magnetic core blocks
7 / 33
Qucs-0.0.19-S XSPICE standard models: (3) non-linear transformer and
magnetic core block macromodel example
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Qucs-0.0.19-S two port network analysis: new probes, parameter conversion
subcircuits and nutmeg parameter conversion blocks
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Qucs-0.0.19-S Ngspice and Xyce new simulation features: (1) An example
Pole-Zero analysis with Qucs and Ngspice
10 / 33
Qucs-0.0.19-S Ngspice and Xyce new simulation features: (2) SPICE
.MODEL directive support
The SPICE .MODEL directive allows use of unmodified SPICE modelcards
provided by electronic devices manufacturers
Place a .MODEL directive on a schematic then copy a SPICE model from a
component datasheet, finally pasting it on the .model directive
An example of .MODEL attachment for a JFET
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Qucs-0.0.19-S Ngspice and Xyce new simulation features: (3) Qucs
PlotVs() support
Ngspice has no PlotVs() equivalent for the generation of user defined data plots
With Qucs-0.0.19-S the PlotVs() processing function has been moved to the GUI
level in order to provide this feature. Qucs-0.0.19-S makes use of the @ symbol
to specify X-variable
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Qucs-0.0.19-S Ngspice and Xyce new simulation features: (3) Qucs
PlotVs() support continued
An example of PlotVs() usage for frequency and time-domain simulation
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Qucs-0.0.19-S Ngspice and Xyce new simulation features: (4) FFT
spectrum analysis with Nutmeg scripting
Use nutmeg scripts with ”Ngspice Custom simulation” to obtain the output
spectrum
.INCLUDE directive allows attachment of unchanged SPICE libraries to a
schematic with the new SPICE-compatible devices symbols
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fft V(out)
let S = db(v(out))
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.INCLUDE
SpiceInclude1
File=/home/vvk/SpiceModels/jm.lib
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frequency: 8e+06
ngspice/ac.v(out): -8.73e-05-j3.03e-05
* Library of JFET transistor model parameters
*
*   Copyright 1990 by CAD Department 
* Release date: Apr '90
*
.model JNT009 NJF(Vto=-1.925 Beta=4.184m Lambda=15.36m Rs=17 Rd=17
+  Cgs=4.5p Cgd=2.5p Fc=0.5 Pb=1 Is=10f) 
*
.model J2PS104g NJF(Vto=-1.562 Beta=816.3u Lambda=8.83m Rs=31 Rd=31 
+  Cgs=3.2p Cgd=2.2p Fc=0.5 Pb=1 Is=10f) 
*
.model J2P303b NJF(Vto=-0.8137 Beta=2.015m Lambda=17.89m Rs=44 Rd=44 
+  Cgs=4.2p Cgd=3.8p Fc=0.5 Pb=1 Is=10f) 
*
.model J2P303e NJF(Vto=-4.125 Beta=782.5u Lambda=9.132m Rs=21 Rd=21 
+  Cgs=4.2p Cgd=3.8p Fc=0.5 Pb=1 Is=10f) 
*
.model J2P307b NJF(Vto=-2.617 Beta=1.578m Lambda=1.890m Rs=15 Rd=15 
+  Cgs=3.5p Cgd=3p Fc=0.5 Pb=1 Is=10f) 
*
.model J2P307v NJF(Vto=-2.966 Beta=1.423m Lambda=7.299m Rs=18 Rd=18 
+  Cgs=3.5p Cgd=3p Fc=0.5 Pb=1 Is=10f) 
*
.model J2P307g NJF(Vto=-3.371 Beta=1.386m Lambda=3.532m Rs=16 Rd=16 
+  Cgs=3.5p Cgd=3p Fc=0.5 Pb=1 Is=10f) 
*
*End of library file
Content of jm.lib library ﬁle
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Qucs-0.0.19-S Ngspice and Xyce new simulation features: (5) Single ended
thermionic valve (tube) amplifier; demonstration of SPICE model usage and
the new XSPICE transformer library
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.SUBCKT Transformers_LossyTransformer2 gnd nPlus 
+ nPneg nSplus nSneg nH nB np=4470 ns=870
+ Rp=30 Rs=5 L=0.2 A=2e-4 
L3 ndB  0 1
B3 0  n1  I = pwl ( V(nH), -10000, -1.506, -9000, -1.504, -8000,
+ -1.5035, -7000, -1.053, -6000, -1.502, -5000, -1.501, 
+ -4000, -1.5005, -3000, -1.5, -2500, -1.48, -2000, -1.45, -1500, -1.37,
 -1000, -1.0, -750, -0.825, -500, -0.55, -250, -0.3,
+ 0, 0, 250, 0.3, 500, 0.55, 750, 0.85, 1000, 1.0, 
+ 1500, 1.37, 2000, 1.45, 2500, 1.48,
+ 3000, 1.50, 4000, 1.5005, 5000, 1.501, 6000, 1.502, 7000, 1.503, 
+ 8000, 1.5035, 9000, 1.504, 10000, 1.506)
R4 0  nH 1
ESRC1 nP2 nPneg ndB 0 {np*A}
ESRC2 nS2 nSneg ndB 0 {ns*A}
R1 nP1  nPlus Rp
R2 nSplus  nS1 Rs
HSRC3 nB 0  VSRC3 1
VSRC3 n1 ndB DC 0 
HSRC4 nIp 0  VSRC4 1
VSRC4 nP1 nP2 DC 0 
HSRC5 nIs 0  VSRC5 1
VSRC5 nS1 nS2 DC 0 
BD2I0 0 nH I=({np}*V(nIp)+{ns}*V(nIs))/{L}
.ENDS
  
.SUBCKT 6V6 A S G K
.MODEL DX D(IS=1N RS=1 CJO=1PF TT=1N)
Esp 2 0 VALUE=
+ 'V(A,K)+13.49*V(S,K)+130.4*V(G,K)'
E1 3 2 VALUE=
+ '5.521E-7*(PWR(V(2),1.5)+PWR(V(2),1.5))/2'
E2 3 4 VALUE=
+ '5.521E-7*PWR(13.49*V(S,K),1.5)*V(A,K)/25'
E3 5 4 VALUE=
+ '(1-V(4,2)/ABS(V(4,2)+0.001))/2'
R1 5 0 1.0K
Gk S K VALUE='V(3,2)'
Gp A S VALUE=
+ '0.92*(V(3,4)*(1-V(5,4))+V(3,2)*V(5,4))'
R3 G 10 3k 
* FOR GRID CURRENT
D3 10 K DX 
* FOR GRID CURRENT
Cgk G K 4.5P
Cgs G S 4.5P
Cgp G A 0.7P
Cpk A K 7.5P
.ENDS
6V6 penthode model
Output transformer library model
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Qucs Verilog-A modelling: current position and the way forward with
ADMS and compact semiconductor device models?
1. Background - free non-GPL model licences?
Problems: Free model code but not GPL because, for example:
agree not to charge, under GPL the code is free, but people can charge for a
nicely packaged source, as long there are other ways to get the source for free;
agree to acknowledge ... in the documentation, this originates in the original
BSD license, the advertising clause, which is incompatible with GPL and has
been removed in new BSD licenses.
agree to obey all government restrictions, which government? this adds on top
of what is allowed by GPL, which makes it incompatible;
Non-GPL Verilog-A device models removed from Qucs-0.0.19 as a temporary
measure until a solution can be found. The same action will take place for
Qucs-0.0.19-S when it is finally formally released or merged with Qucs-0.0.19.
2. New release of ADMS under GPL 3 - version adms-2.3.5
Add new simplified constants.vams and discplines.vams. Tested to work with
models currently in use by Qucs, Ngspice, Xyce and Gnucap. Whenever these
headers are used, adms informs the user about the availability of the standard
headers at: http://accellera.org/downloads/standards/v-ams.
3. Possible solution to compact device modelling problems
In the future the Qucs team will try to work around the model license issues and
provide Qucs users with a way to load these models dynamically. No solution
ready yet.
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Qucs development after release 0.0.19: the way forward to Qucs-0.0.20;
Part 1 Linking Qucs-0.0.19 with GNUCAP
QUCS + GNUCAP by Felix Salfelder
Proof of concept based on old code fragments by Fabian Vallon,
gnucsator, a gnucap based qucsator supplemented by means of:
Input deck parser (qucsator input),
A few compatible components,
Command and semantics emulation (noninteractive, one-shot, probe-placement)
GNUCAP simulation data translated into Qucs dataset format (’.dat’)
Independent implementation, work in progress, see
https://www.github.com/QUCS/gnucsator
For proper integration: more work on both the front and back ends of the
package needs to be done.
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Work in progress :Qucs+GNUCAP;$ QUCSATOR=qucsator qucs -i rc.sch
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Work in progress :Qucs+GNUCAP;$ QUCSATOR=gnucsator.sh qucs -i
rc.sch
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Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20;
Part 1 DC bias display on a schematic - press key F8
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Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20;
Part 2 XSPICE code model subcircuits
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Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20;
Part 3 XSPICE CodeModel support subsystem
The ”XSPICE generic device”
component is the foundation for
Precompiled XSPICE device
(*.cm) library support, and
Dynamic XSPICE CodeModels
compilation system which allows
CodeModel sources to be
attached to a schematic and
compiled automatically at
simulation time.
Precompiled CodeModel *.cm library
attachment dataflow diagram
.MODEL
XSPICE Generic 
device
spice_netlist()
Schematic
Component
spice_netlist()
.spinit fileSPICE Netlist
Ngspice simulator
Qucs GUI
Data
visualization
Precompiled 
CodeModel library
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Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20;
Part 4 ”XSPICE generic device” component
The ”XSPICE generic device” component is a building block for the
construction of user-defined A-devices. It is defined by a comma separated
port list, with allowed XSPICE port designators, then attached to a SPICE
.MODEL statement
XSPICE
v0 v1
A1
PortList=v,v
Model=Amp1
.MODEL
SpiceModel1
Line_1 =.MODEL Amp1 ggain(gain=10 out_offset=0.01)
XSPICE CodeModel
XSP_CMod1
File=/home/vvk/projects/xspice_icm/cfunc.mod
File=/home/vvk/projects/xspice_icm/ifspec.ifs
                                                 
void cm_ggain(ARGS)   
{
    Mif_Complex_t ac_gain;
    if(ANALYSIS != MIF_AC) {
        OUTPUT(out) = PARAM(out_offset)+PARAM(gain)* 
                       (INPUT(in)+PARAM(in_offset));
        PARTIAL(out,in) = PARAM(gain);
    } else {
        ac_gain.real = PARAM(gain);
        ac_gain.imag= 0.0;
        AC_GAIN(out,in) = ac_gain;
    }
}
Source code: cfunc.mod file
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Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20;
Part 5 XSPICE ”turn-key” model generation; compiler system dataflow
diagram
cfunc.mod
ifspec.ifs XSPICE CodeModel
.MODEL
XSPICE Generic 
device
spice_netlist()
Schematic
Extract CodeModels
*.mod and *.ifs
Make rules
file *.mk
CodeModels 
library 
source tree
$WORKDIR/qucs_cmlib/
├── Makefile
├── XSP_CMod1
│   ├── cfunc.mod
│   └── ifspec.ifs
├── XSP_CMod2
│   ├── cfunc.mod
│   └── ifspec.ifs
├── dlmain.c
├── modpath.lst
└── udnpath.lst
Component
spice_netlist()
.spinit file
qucs_xspice.cm
Compilation
SPICE Netlist
Ngspice simulator
Qucs GUI
Data visualization
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Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20;
Part 6 XSPICE diode model - (a) The Qucs-S subcircuit symbol and model
circuit
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Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20;
Part 6 XSPICE diode model - (b) The XSPICE Diode/func.mod code
26 / 33
Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20;
Part 6 XSPICE diode model - (c) The XSPICE non-linear diode capacitance
dnlcap/func.mod code
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Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20;
Part 6 XSPICE diode model - (d) The diode small signal AC performance;
Y parameter, Rd and Cd extraction
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Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20;
Part 6 XSPICE diode model - (e) The diode Id/Vd temperature variation
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Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20;
Part 6 XSPICE diode model - (f) Diode transient response
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Qucs Structure after merging Qucs-0.0.19 and Qucs-0.0.19-S ? - Wish list
How and when Qucs-0.0.19 and Qucs-0.0.19-S are merged is not decided yet!
Indeed they may never merge but continue to function as two separate
packages side-by-side!
GUI and simulator:
Refactor/rewrite, (Qt4) Qt5, plug-ins, API...; Standard file formats,
exchangeable
Powerful circuit analysis tools:
Robust algorithms (Eigen, KLU); API, high level interface (SWIG);improved
Harmonic-Balance
EM field simulation / extraction (openEMS, NEC2++); improved SPICE
flavors compatibility/converter
Co-simulation (analogue + Verilog/VHDL), interface (icarus, GHDL);
Monte-Carlo simulation
Solvers: Ngspice, Xyce, Gnucap, SpiceOpus
Design and synthesis tools:
Data import / export
Industry standard device models:
MEXTRAM, VBIC, HiSIM, IGBJT, UTSOI, ...
Hardware implementation:
Output layout data for input to PCB and IC packages, for example KiCad
and Klayout
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Integrated Qucs and Qucs-S compact modelling capabilities
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Summary
Qucs 0.0.19 is a major release of the circuit simulator package with the
extended features introduced in this presentation included. Qucs 0.0.19 has
benefited from the significant amount of work done by the Qucs Development
Team to remove bugs, restructure the software, port the GUI from Qt3 to Qt4,
improve the performance of qucsator, add new circuit design and modelling
features and make the Qucs GUI more user friendly and productive. As the
Qucs Development Team moves on to release 0.0.20 it is difficult to say what
the structure of the next release will be. However, whatever the final decision is
concerning merging Qucs-0.0.19 and Qucs-0.0.19-S the Qucs project will
continue to provide a freely available modern full featured circuit simulator
under GPL.
Stable and development versions of Qucs-0.0.19 and Qucs-0.0.19-S can be downloaded from:
1. Qucs-0.0.19: http://qucs.sourceforge.net/ and https://github.com/Qucs/qucs/
2. Qucs-0.0.19-S: https://github.com/ra3xdh/qucs/releases/tag/0.0.19S-rc4
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